Solution based deposition has been recently considered as a viable option for low-cost flexible electronics.
Introduction
Metal oxide semiconductors have been attracting considerable attention as excellent channel materials for thin-lm transistors (TFTs) in backplane electronics for active-matrix organic lightemitting diodes (AMOLEDs) and other emerging electronic applications such as commentary-metal-oxide-semiconductor (CMOS) and logic gate devices on low cost substrates due to their high mobility, together with high driven currents, the possibility of coupling optical transparency to visible light and mechanical exibility with excellent electrical performance.
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Indeed, the performance of oxide-based TFTs, especially the carrier mobility, exceeds that of amorphous Si-based TFTs, and their stability rivals or exceeds that of typical organic semiconductors. 3, 4 As a result, metal-oxide-based TFTs have been regarded as the most potential candidates for next generation TFTs in at panel display driven circuits. Unfortunately, these high-mobility oxide TFTs are conventionally manufactured using costly vacuum-based processing methodologies, such as pulsed laser deposition, atomic layer deposition, and sputtering. 1, 3 In spite of their advantages from vacuum-based methods, the high fabrication cost and complex preparation process become major obstacles for realizing large-area electronic devices with high performance.
In an effort to address this problem, recently, there has been remarkable development of high-performance TFTs based on solution-processable oxide semiconductors, such as spincoating, 5 inkjet printing, 6 spray pyrolysis, 7 and dip-coating, 8 which offers the advantages of simplicity, versatility, and scaleup capability. In addition, solution-derived TFTs have demonstrated impressive performance, 9-12 which in some cases are comparable to or even surpass the ones obtained by physical techniques. 13 However, for traditional oxide-based TFTs fabricated by solution-processed method, a high temperature annealing process is imperative to obtain optimized semiconductor properties.
14 In order to fabricate solution-processed oxide TFTs on exible polymeric substrates, it is desirable to reduce the process temperature and enable greater process exibility due to the lower thermal budget. To achieve high performance solution-processed oxide TFTs at low temperatures, appropriate metal precursors, solvents, and gate dielectrics should be taken into account.
As a potential candidate of channel material for the transparent electronics, indium oxide (In 2 O 3 ) has been paid more attention due to its high electron mobility and high optical transparency in the visible region. [15] [16] [17] In 2 O 3 exhibits excellent electrical properties, including metallic, semiconducting, and insulating characteristics depending on the stoichiometry and defects in materials. 5 Combining the advantages of "solution route" and In 2 O 3 materials, it can be noted that solutionprocessed In 2 O 3 has been regarded as the promising candidate to fabricate high performance oxide TFTs devices at low temperature.
Although whilst progress on solution-processed oxide TFTs has been rapidly advancing, most of these TFTs generally based on conventional SiO 2 as dielectric requires high operation voltages to put out usable drain current. 18, 19 To decrease operation voltage and power consumption for the realization of mobile and portable applications, recent work has been focused on the investigation of large areal capacitance gate dielectrics, including ultrathin nano-dielectrics, 20 electrolyte gate dielectrics, 21 and high-k oxide dielectrics. 22 Among these candidates, oxide-based high-k dielectrics have been regarded as the promising alternatives due to their high dielectric constant and stable interface chemistry with oxide semiconductors. 23, 24 By far, oxide transistors based on high-k dielectrics have been conrmed to be successful and demonstrates optimized performance compared to conventional SiO 2 dielectrics.
7,25-28
Among these, ZrO 2 has become one of the most remarkable gate dielectrics due to its relatively high dielectric constants, good thermal stability, and suitable band alignment. 30 Despite their attractive properties, however, TFTs based on high-k gate dielectric are usually realized using stringent and potentially costly manufacturing techniques. 7 The development of solution-derived dielectrics is still a step behind, inhibiting the realization of fully solution-processed TFTs with high performance. Although there exist some investigations on the fully solution-processed TFTs, the fabrication of solutionprocessed TFTs suffers from strict experimental condition, such as high annealing temperature, long annealing time, and complex process, which limits the further development of In 2 O 3 TFTs via the solution route in high performance electronics. Therefore, the experimental process and the device performance of fully solution-derived TFTs should be optimized.
It has been shown that the carrier mobility and transport properties of TFTs, derived from solution-processed methods, are strongly dependent on the preparation condition, including annealing conditions and the precursor solution concentration. 15, 25, 31 However, the annealing temperature modulated electrical properties of the fully solution-processed oxide TFTs is not investigated systematically before. In current work, we demonstrate a fully solution-processed method, a simple and large-area-compatible deposition technique, which can be used for the processing of high-quality ZrO 2 dielectric and In 2 O 3 channel layer onto Si substrates. An in-depth investigation was performed to reveal the effect of annealing temperature on the structural and dielectric properties of ZrO x dielectric. In order to conrm the possibility of the In 2 O 3 thin lms as channel layer, their applications in TFTs based on ZrO x dielectric by device engineering were also demonstrated. In particular, it has been demonstrated In 2 O 3 /ZrO x TFT exhibited a high performance under a ultralow operating voltage of 2 V, with a high I on /I off of around 10 7 , and a high m sat of 4.42 cm 2 V À1 s À1 .
Experimental

Preparations of precursor solutions
The The precursor solutions were stirred at room temperature for 6 h by a magnetic stirrer. Aer that, to get a more pure sol solution, the solutions were ltered through a 0.22 mm injection lter before spin coating.
Film deposition and devices fabrication
Heavily doped p-type Si wafers with resistivity of 0.02 U cm were cleaned by a modied RCA method, and etched by hydrouoric acid and dried by N 2 . Then, all-processed wafers were placed in a plasma cleaner to enhance the hydrophilicity of the substrate surface. The ZrO x solution was ltered through a 0.22 mm injection lter and then spun on the hydrophilic Si substrates at 800 rpm for 6 s and 5000 rpm for 25 s, and then ZrO x thin lms were placed on the roaster and bake at 150 C for 10 minutes to remove the residual solvent and cooled to room temperature. In order to obtain the desired thickness, the procedure was repeated twice times. At the end, all the ZrO x thin lms were annealed in air with temperatures ranging from 300 C to Fig. 1 . In order to measure the dielectric properties of the ZrO x thin lms, MOS capacitor based on structures of Al/ZrO x / p + -Si/Al were fabricated and investigated using an impedance analyzer (TH2636B).
Characterization
The microstructure of ZrO x gate dielectric thin lms correlated to annealing temperature were studied by X-Ray diffractometer (XRD). The thickness of In 2 O 3 (about 9 nm) and ZrO x thin lms was obtained by spectroscopy ellipsometry (SE) (SC630, SANCO Co, Shanghai). The ultraviolet visible spectroscopy (UV-Vis, Shimadzu, UV-2550) were carried out to investigate the annealing temperature dependent band gap and transmittance spectra of the ZrO x thin lms. The surface morphologies of the ZrO x thin lms were investigated by atomic force microscopy (AFM). X-Ray photoelectron spectroscopy (XPS, ESCALAB 250Xi 32 Further increase of annealing temperature enhances the crystallinity of the lm, which is represented by the decreased full width at half maximum (FWHM) of the ZrO x peaks. The high annealing temperature supplies high kinetic energy and increases the surface mobility of deposited particles. 31 As we know, as a potential candidate of dielectric layer for TFTs, the amorphous nature of the dielectrics has demonstrates apparent advantage over the crystalline phase due to its low leakage current and high thermal stability. The grain boundaries act as preferential paths for impurity diffusion and leakage current, leading to show high off-state current in TFT devices. 33 In addition, dielectric with amorphous structure normally exhibits smooth surface morphology, which is benecial to obtain dielectric/channel heterointerface with high quality. 28 For TFTs, the smooth and sharp interface between channel and dielectric layer is highly desired because carrier transport is generally limited in a narrow region of the interface. Thus, it can be inferred that the annealing temperature for solution-processed ZrO x dielectric should be controlled accurately for the gate dielectric applications.
Surface morphology of solution-processed ZrO x dielectric thin lms annealed at different temperatures were measured by atomic force microscope (AFM), as shown in Fig. 3 . The lms thin lms annealed at 300, 400, 500, and 600 C are 0.17, 0.37, 0.60, and 0.91 nm, respectively. Based on Fig. 3 , RMS values of smaller than 1 nm have been observed for solution-processed ZrO x dielectrics. The smooth surface of the dielectric layer plays an important role in improving the TFT performance and stability. Indeed, the smooth surface is connected to the reduction of the interface charge traps, carrier scattering centers and so, to the production of an excellent interface between the channel layer and the dielectric layer. This will certainly lead to high performance TFTs with higher eld-effect mobility and smaller sub-threshold slope (SS) value. Additionally, dielectric with small RMS is also in favor of growing the high-quality channel layer, which is benecial to obtain highstability TFTs. 34 The slight increase in RMS value for the 600 C-annealed sample may be attributed to the agglomeration induced by high annealing temperature.
Optical properties characterization of ZrO x thin lms
To investigate the optical properties of the solution-derived ZrO x dielectric thin lms as a function of annealing temperature, the optical transmittances spectra of the ZrO x thin lms on quartz substrates were measured with the wavelength ranging from 200 to 900 nm, as demonstrated in Fig. 4 . All of the lms are highly transparent with an average optical transmittance of over 80% in the visible range. An optical image of the corresponding ZrO x thin lms annealed at different temperature is shown as the inset of Fig. 4 . No apparent color difference between the bare glass and the samples has been observed, demonstrating the good optical transparency. The high transmittances of the ZrO x thin lms indicate the potential applications in transparent electronics. With the increase in annealing temperature, a slight reduction in transmittance has been observed, which can be attributed to the increase in surface roughness of ZrO x thin lms or the elimination of oxygen defect at high temperatures. 35 The optical band gap of the ZrO x thin lms was calculated by using a standard Tauc plotmethod, 36 as shown in the inset of Fig. 4 . For ZrO x dielectric annealed at low temperature, the presence of defects in thin lms would produce localized states in the forbidden gap, which will lead to the reduced band gap energy. 26 At high annealing temperature, the annihilation of oxygen vacancies/ defects results in the reduced density of localized states and the increased band gap energy. As an candidate of high-k gate dielectric for TFTs, it should process higher packing density and compactness, which can be determined by the optical constant of refractive index. Fig. 5a displays the evolution of refractive index of solution-derived ZrO 2 gate dielectrics as a function of annealing temperature. It can be seen that the refractive index increases with the annealing temperature ranging from 300 to 400 C, indicating the increase in packing density. However, annealing the samples from 500 to 600 C, reduction in refractive index has been detected, which can be attributed to the increased RMS value for ZrO 2 samples. As we know, the refractive index (n) is related to its packing density (p) and its porosity. Based on the following Yoldas formula,
where n p is the refractive index, n bulk is the refractive index in bulk form. Fig. 5b gives the tted packing density for all the samples as a function of annealing temperature, which ts well the evolution of refractive index. It can be concluded that 400 C-annealed sample demonstrates increased thin lm quality and higher compactness, which indicates its potential application in TFTs.
X-Ray photoelectron spectroscopy measurements for ZrO x thin lms
The surface impurities, chemical bonding states and compositions of ZrO x thin lms were analyzed by X-ray Photoelectron Spectroscopy (XPS). C 1s peak at 284.6 eV was taken as a reference for charge correction. The charge neutralizations of X-ray bombarded samples are performed by ood guns and spectral deconvolution was performed by Shirley background subtraction using a Voigt function convoluting Gaussian and Lorentzian functions. Fig. 6a shows the O 1s core-level XPS spectra for ZrO x thin lms as a function of annealing temperature. The deconvoluted O 1s spectra show three peaks centered at 529.8, 531.2, and 532.4 eV, respectively. The peak centers at 529.8 and 531.2 eV can be assigned to the oxygen in oxide lattices (Zr-O) and the oxygen vacancy in lattices (V o ), respectively. The feature at 532.4 eV can originate from the hydroxyl species or absorbed H 2 O on the surface. 17 The semiquantitative analyses of oxygen compositions are summarized in Fig. 6b . The atomic percentages are calculated based on the area integration of each O 1s peak. Based on Fig. 6b , it can be seen that annealing the samples from 300 to 600 C, the fraction of O 2À in ZrO x increases and oxygen vacancy or hydroxyl species decreases, indicating that high temperature annealing removes the bonded oxygen including the oxygen vacancy and hydroxyl species, and improves the metal-oxygen lattice. For a good candidate as dielectric layer, the bonded oxygen in the lm should be kept at a relatively low level, which can be explained by the fact that the bonded oxygen generally creates defect states in the forbidden band of dielectric lm, contributing the uncontrollable leakage current and the reduced breakdown voltage.
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Fig. 6c displays the XPS Zr 3d core-level spectra of ZrO x dielectric thin lms annealed at various temperatures. It can be seen that there is a doublet corresponding to Zr 3d 5/2 and Zr 3d 3/2 features at 181.8 and 184.1 eV for 300 C-annealed sample, respectively. With the increase in annealing temperature, the Zr 3d peaks shi to lower binding energies. The same trend has been observed previously in solutionprocessed ZrO x and ScO x thin lms, 26,38 which can be due to the full oxidation of ZrO x and the enhanced alloy reaction. To obtain the interface chemistry bonding states and interfacial composition of Si/ZrO x gate stack, XPS depth prole has been performed. Aer etching the Si/ZrO x gate stack by Ar + , Si 2p
has been paid more investigation. Fig. 6d shows the Si 2p corelevel XPS spectra as a function of annealing temperature. All Si 2p core-level spectra are tted with three peaks. For allprocessed samples, the tted substrate doublet peaks (Si-Si) have a separation of 0.57 eV, which is composed of the Si 2p 3/2 for 99.27 eV and Si 2p 1/2 for 99.84 eV. The third peaks centered at 102-103 eV are attributed to the interfacial SiO x layer. It can be noted that with increasing the annealing temperature, there is a continuous increase in the intensity ratio of the high binding energy content, which is attributed to the formation of more SiO x interfacial layer by diffusion of oxygen from annealing ambient or oxide lm.
Dielectric and electrical properties of ZrO x thin lms
In order to investigate the dielectric behavior and electrical properties of solution-grown ZrO x dielectric thin lms as a function of annealing temperature, MOS capacitor based on ZrO x /Si gate stack were fabricated. Fig. 7a demonstrates the frequency dependent areal capacitance. Reduction in area capacitance at high frequency has been detected, which can be attributed to the limited polarization response time. 17 The areal capacitance of ZrO x thin lms annealed at 300, 400, 500, and 600 C are measured to 388, 313, 268, and 254 nF cm À2 at 10 3 Hz, respectively. As a result, the relative dielectric constants for all the samples are calculated to be 7.05, 5.69, 5.09, and 4.65, respectively. With the increase in annealing temperature, it can be seen that the areal capacitance demonstrate an apparent decreased trend, which can be attributed to the formation of low-k interface layer, 39 which is conrmed by previous XPS measurements. In addition, ZrO x thin lms annealed at higher temperatures exhibit weaker frequency dispersion of capacitance, indicating a low defect density such as hydroxyl group and/or oxygen vacancies in thin lms. This will be benecial to control the leakage current because the conduction paths in dielectrics are mainly caused by hydroxyl and grain boundaries.
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The current-density and electric eld characteristics of the same ZrO x capacitors are shown in Fig. 7b to evaluate the leakage behavior of the ZrO x thin lms. As can be seen, the MOS capacitor devices based on 400 C-annealed ZrO x dielectrics exhibit a low leakage density of 1.5 Â 10 À9 A cm À2 at 2 mV cm À1 . 40 The decreased leakage current at 400 C annealing temperature comes from the gradually decomposition of residuals and reduction in the defect density. 41 The leakage current density levels for devices annealed at 500 C and 600 C have been increased much, originating from the increased surface smooth and the crystallization-induced grain boundaries. As a result, it can be concluded that the sufficient low leakage current for 400 C-annealed solution-processed ZrO x dielectric attributed to the smooth surface and amorphous structure guarantees its potential application in low-voltage transistor.
Electrical properties of In 2 O 3 TFTs on SiO 2 /Si substrate
Based on the aforementioned discussion, it can be inferred that 400 C-annealed solution-processed ZrO x dielectric can be applied as potential dielectric thin lm in TFTs. Before investigating the feasibility of solution-processed ZrO x as gate dielectric in TFTs, the possibility of solution-derived In 2 O 3 TFTs with bottom-gate and top-contact architecture has been evaluated. Thermally-grown SiO 2 with thickness of 200 nm is adopted as the dielectric layer due to its low trap defects and high reliability. The schematic diagram of the In 2 O 3 TFTs is displayed in vs. V GS according to the following equation,
where W is the channel width, L is the channel length, V G is the source-gate voltage, I D is the saturation current, and C i is the areal capacitance of the dielectric layer. The extracted TFTs performance parameters as a function of annealing temperature are summarized in A small SS is expected to achieve a high operation speed and low power consumption. Normally, the SS value is dependent on the traps located in channel/dielectric interface. 44 Based on SS value, the density of interface states (D it ) can be inferred using the following equation, However, for 325 C-annealed TFTs, the sharp increased D it has been observed. Okamura et al. have reported that the degraded surface morphology will lead to a rough interface and more interfacial trap states. 45 As a result, it can be inferred that the 325 C-annealing increases the surface smooth and accelerates the uncontrollable growth of the interface layer. Therefore, the increased defect states will undoubtedly trap mobile carriers and degrade the performance parameter of TFTs. From overall consideration of the electrical performance of the In 2 O 3 TFTs, it can be concluded that the solution-derived In 2 O 3 TFTs annealed at 300 C exhibits the optimized electrical performance including a high m sat of 0.6 cm 2 V À1 s À1 , a high I on /I off value of 10 7 , and a small SS value of 0.41 V dec À1 , respectively. However, due to the low dielectric constant of SiO 2 employed as candidate of gate dielectric in TFTs, all the asfabricated TFTs devices operate at high voltages and hence increase the power consumption. To decrease the operation voltage and reduce the power consumption of solution-derived In 2 O 3 TFTs, replacing SiO 2 with high-k gate dielectric should be explored.
Electrical properties of solution-processed In 2 O 3 /ZrO x TFTs
Encouraged by the successful TFTs performance based on SiO 2 dielectric, the TFTs performance needs to be optimized further.
To explore the possibility of the improvement of device performance, bottom-gated fully solution-derived TFTs combined with In 2 O 3 channel and ZrO x dielectric layer were fabricated. Based on previous investigation, 400 C-annealed ZrO x has been selected to act as the dielectric layer due to its relatively low leakage current and good dielectric properties. For the solutionderived In 2 O 3 channel layer, 250-325 C annealing temperature is still selected to pursue the optimized TFTs device performance. The output curves of each TFT are shown in Fig. S2 (ESI †) and the summarized output curves of In 2 O 3 TFTs at a V GS of 1 V are demonstrated in Fig. 9a . It is noted that an ultra-low operating voltage of 2 V has been observed in ZrO x -based TFTs. Based on our best knowledge, it is the lowest reported operating voltage for fully solution-derived In 2 O 3 TFTs. As a result, the asfabricated TFTs expend lower consumption compared to those TFTs based on conventional SiO 2 dielectrics, which is desirable for low-consumption electronics. Fig. 9b shows the corresponding transfer characteristics of In 2 O 3 TFTs. Based on the optimized electrical performance parameters, it can be noted that the m sat of In 2 O 3 TFTs based on ZrO x dielectric has been signicantly enhanced by a factor of 7 compared to that of based on SiO 2 dielectric. The sharp increase in m sat comes from the electronic-free interface and high capacitance density of ZrO x dielectric layer. According to the multiple-trap-and-release (MTR) model, Lee et al. have supposed that a higher electron mobility may originate from an increased gate capacitance, which stems from the larger dielectric constant of the gate dielectric relative to SiO 2 . 47 The increase in gate capacitance causes electrons to rapidly ll the lower localized states between the energy gap, allowing additional induced electrons to occupy the upper localized states. As a result, electrons can easily jump into the nearby localized states along the percolating-conduction path, leading to the enhanced electron mobility. 24 Based on above analyses, it can be concluded that the optimized device performance for 300 Cannealed In 2 O 3 TFTs based on ZrO x dielectric may be due to the smooth surface, the high capacitance of the ZrO x dielectric, and/or the enhanced interface quality of In 2 O 3 /ZrO x . In spite of the high saturation current and the large m sat for In 2 O 3 TFTs annealed at 325 C, it operates in the depletion mode with a negative of À0.15 V, which can be due to the high carrier concentration resulting from Fermi level approaching the conduction band minimum (CBM). 2 The high carrier concentration, as well as the increased interface defect states make it difficult to deplete In 2 O 3 channel layer, leading to a negative V TH , a high off current, and a low I on /I off . What's more, the corresponding D it for 325 C-annealed TFTs is calculated to be 1.89 Â 10 12 cm
À2
, approaching nearly one magnitude larger than that of 300 C-annealed TFTs. The small I on /I off value for 325 C-annealed TFTs is mainly caused by the large off-state current (I off ), which will lead to the inevitable static power consumption and degrade device performance. 48 It is known that static power consumption is comparable to dynamic power in modern silicon chips or even become dominating in the future. 49 Therefore, the I off has been regarded as a critical parameter to evaluate the power consumption of a device in modern integrated circuits.
Although solution-derived TFTs based on high-k gate dielectric have been previously achieved, there have been little reports on the investigation of their electrical stability under long-term bias stressing. To investigate the bias stability of the In 2 O 3 /ZrO x TFT positive bias stress (PBS) tests were performed by applying a constant gate bias of 1 V while maintaining source and drain electrodes grounded. TFT. The resulting V TH versus stress time has been demonstrated in Fig. 10b . It can be seen that the 300 C-annealed In 2 O 3 /ZrO x TFT exhibits higher operation stability with a small threshold voltage shi (DV TH ) of 0.15 V up to 7200 s. The negligible change in the SS value reveals that there is no additional defect creation at the channel/dielectric interface during bias stressing. 29 The small DV TH shi value reveals that there are a small number of defects at the In 2 O 3 /ZrO x interface, which is consistent with previous D it data. Based on the investigation from Jeong et al., it can be noted that the interaction between the channel layer and oxygen from the ambient atmosphere determines the instability. 50 Testing PBS in the atmosphere, excess electrons will accumulate in the channel layer. The O 2 adsorption in the channel layer can deplete the electron carriers, leading to a positively shi of DV TH . 29 The chemical reaction and the proposed band diagram are displayed in Fig. 10c .
The investigation of the time dependence of DV TH can be used to conrm the dominant charge trapping mechanism causing the bias stress-induced DV TH in TFTs. 51 From the inset plot shown in Fig. 10b, it 
51,52
The achievement of the high-performance fully solutionderived In 2 O 3 TFTs based on ZrO x gate dielectric indicates the potential application of ZrO x as an excellent high-k dielectric candidate, which represents a signicant step towards the development of low-cost, low-power consumption, and largearea oxide exible electronics. Although the progress made by integrating In 2 O 3 channel layer with high-k gate dielectric, the processing temperature (400 C) is somewhat beyond the limitation of exible substrate. In addition, In 2 O 3 and ZrO x in current work has been obtained by conventional solution-based route, the use of toxic organic precursors has hindered its development. An eco-friendly, innovative and green synthetic route should be reconsidered. Currently, water-inducement route 15, 23 and solution combustion synthesis process [53] [54] [55] have been adopted to success in reducing the processing temperature. Such process in under way. , an threshold voltage shi of 0.15 V under positive bias stress for 7200 s, respectively. As a result, it can be inferred that fully solution-based In 2 O 3 /ZrO x TFTs have potential application as a promising alternative for low-cost, low-power consumption, and large-area oxide exible electronics.
Conclusions
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